A 90 nm CMOS 16 Gb/s Transceiver for Optical Interconnects by Palermo, Samuel et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 5, MAY 2008 1235
A 90 nm CMOS 16 Gb/s Transceiver
for Optical Interconnects
Samuel Palermo, Member, IEEE, Azita Emami-Neyestanak, Member, IEEE, and Mark Horowitz, Fellow, IEEE
Abstract—Interconnect architectures which leverage high-band-
width optical channels offer a promising solution to address the
increasing chip-to-chip I/O bandwidth demands. This paper
describes a dense, high-speed, and low-power CMOS optical in-
terconnect transceiver architecture. Vertical-cavity surface-emit-
ting laser (VCSEL) data rate is extended for a given average
current and corresponding reliability level with a four-tap cur-
rent summing FIR transmitter. A low-voltage integrating and
double-sampling optical receiver front-end provides adequate sen-
sitivity in a power efficient manner by avoiding linear high-gain
elements common in conventional transimpedance-amplifier
(TIA) receivers. Clock recovery is performed with a dual-loop
architecture which employs baud-rate phase detection and feed-
back interpolation to achieve reduced power consumption, while
high-precision phase spacing is ensured at both the transmitter
and receiver through adjustable delay clock buffers. A prototype
chip fabricated in 1 V 90 nm CMOS achieves 16 Gb/s operation
while consuming 129 mW and occupying 0.105 mm .
Index Terms—Clock and data recovery, equalization, laser
driver, optical interconnects, optical receiver, serial transceiver,
VCSEL.
I. INTRODUCTION
I NTEGRATED circuit scaling has enabled a huge growthin processing power which necessitates a corresponding
increase in inter-chip communication bandwidth [1]. This trend
is expected to continue, requiring both an increase in the per-pin
data rate and the I/O number, as shown in the current ITRS
roadmap (Fig. 1). While high-performance I/O circuitry can
leverage the technology improvements that enable increased
core performance, unfortunately the bandwidth of the electrical
channels used for inter-chip communication has not scaled in
the same manner. Thus, rather than being technology limited,
current high-speed I/O link designs are becoming channel
limited. In order to continue scaling data rates, link designers
implement sophisticated equalization circuitry to compensate
for the frequency dependent loss of the bandlimited channels
[3]–[5]. With this additional complexity comes both power and
area costs, which will make it difficult to achieve the roadmap
targets in a realistic power budget.
Manuscript received October 11, 2007; revised January 17, 2008. This work
was supported by MARCO-IFC. Chip fabrication was provided by CMP and
STMicroelectronics.
S. Palermo was with the Department of Electrical Engineering, Stanford Uni-
versity, CA 94305 USA. He is now with Intel Corporation, Hillsboro, OR 97124
USA (e-mail: spalermo@vlsi.stanford.edu).
A. Emami-Neyestanak is with the Department of Electrical Engineering, Cal-
ifornia Institute of Technology, Pasadena, CA 91125 USA.
M. Horowitz is with the Department of Electrical Engineering, Stanford Uni-
versity, Stanford, CA 94305 USA.
Digital Object Identifier 10.1109/JSSC.2008.920330
Fig. 1. I/O scaling projections [2].
A promising solution to this I/O bandwidth problem is the use
of optical inter-chip communication links. The negligible fre-
quency dependent loss of optical channels provides the potential
for optical link designs to fully leverage increased data rates
provided through CMOS technology scaling without excessive
equalization complexity. Optics also allows very high informa-
tion density in both free space systems [6]–[8], with the ability to
focus short wavelength optical beams into small areas without
the crosstalk issues of electrical links, and in fiber based sys-
tems, with the added dimension of wavelength division multi-
plexing (WDM) [9].
In order for optical interconnects to become viable alterna-
tives to established electrical links, they must be low cost and
have competitive energy (mW/(Gb/s)) and area efficiency met-
rics. While significant work has been done on optical trans-
ceivers (Table I), many of these designs are implemented in pro-
cesses that are more expensive than standard CMOS and/or are
not competitive in energy efficiency to electrical link solutions
for short distances. Also, these optical transceivers often ne-
glect the power required for data (de)serialization and clock gen-
eration/recovery, leading to an incomplete comparison against
electrical link systems. The required improvements in cost, area,
and energy efficiency motivate an increased level of integration,
combining the optical front-ends with the data serialization and
clocking circuitry.
This paper describes a dense, low-power, full optical trans-
ceiver cell developed in 90 nm CMOS which is capable
of 16 Gb/s operation and achieves an energy efficiency of
8.1 mW/(Gb/s). Section II outlines the transceiver architecture,
which includes optical front-end circuitry that address key
0018-9200/$25.00 © 2008 IEEE
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TABLE I
OPTICAL TRANSCEIVER PERFORMANCE COMPARISON
issues associated with vertical cavity surface-emitting laser
(VCSEL) bandwidth and reliability tradeoffs and achieving ade-
quate receiver sensitivity in low-voltage CMOS. A presentation
of a four-tap current summing FIR transmitter which extends
VCSEL data rate for a given average current and corresponding
reliability level follows in Section III. Section IV discusses an
integrating and double-sampling optical receiver architecture
[17] which enables low-voltage operation suitable for modern
and future CMOS technologies. A description of the clock
generation and recovery circuitry which produces low-noise
clocks with the high-precision phase spacing required by the
time-division multiplexing architecture is given in Section V.
Section VI details the full transceiver experimental results,
and Section VII summarizes the work with a comparison to
state-of-the-art electrical links.
II. TRANSCEIVER ARCHITECTURE
The optical interconnect transceiver architecture is shown in
Fig. 2 [18]. In order to enable short bit periods without con-
suming excessive area and power in clock generation and dis-
tribution, multiple clock phases are employed to create a mul-
tiplexing architecture at both the transmitter and receiver. At
the transmitter side, a supply-regulated ring oscillator is used
in the frequency synthesis phase-locked loop (PLL) [19] to pro-
vide five sets of complementary clock phases spaced a bit pe-
riod apart which switch a five-to-one multiplexer. This allows
a 16 Gb/s serial data stream to be produced with only 3.2 GHz
clock phases. The multiplexer serial output is buffered by the
VCSEL driver output stage [20], which consists of a four-tap
current-mode FIR filter that equalizes the VCSEL response at
high data rates. At the receiver side, a low-voltage integrating
and double-sampling front-end performs data demultiplexing
directly at the input node using five uniform clock phases from
the clock and data recovery (CDR) system. Clock recovery is
performed with a dual-loop architecture which employs baud-
rate phase detection and feedback interpolation to achieve re-
duced power consumption. High-precision phase spacing is en-
sured at both the transmitter and receiver through adjustable
delay clock buffers applied independently on a per-phase basis
that compensates for circuit and interconnect mismatches.
III. VCSEL TRANSMITTER
Total VCSEL bandwidth is limited by a combination of elec-
trical parasitics and the electron–photon interaction dynamics.
The laser diode’s dominant electrical time constant comes from
the bias-dependent junction RC, with the dominant junction
capacitor value typically between 0.5–1 pF for 10 Gb/s class
850 nm VCSELs [21], [22]. In addition to the bias-dependent
junction resistance, there is also significant series resistance
due to the large number of distributed Bragg reflector (DBR)
mirrors used for high reflectivity, with a total device series
resistance typically between 50 to 150 .
VCSEL optical bandwidth is regulated by two coupled differ-
ential equations which describe the electron–photon interaction
[23]. Derived from these rate equations, the VCSEL relaxation
oscillation frequency , which is proportional to the effective
bandwidth, is directly proportional to the square root of the in-
jected current above the threshold current
(1)
Combining an electrical parasitic model with the optical rate-
equation model yields the total frequency response of a 10 Gb/s
class VCSEL, shown in Fig. 3 [22].
Output power saturation due to self-heating [24] and also de-
vice lifetime concerns [25] restrict excessive increase of VCSEL
average current levels to achieve higher bandwidth. VCSEL reli-
ability potentially poses a series impediment to very high-speed
modulation, as the mean time to failure (MTTF) is
(2)
where is a proportionality constant dependent on the type of
interconnect, is device current density, is the activation
energy (typically 0.7 eV), and is the junction temperature
[26].
The conflicting dependencies of VCSEL bandwidth and reli-
ability on device current yield the following steep tradeoff:
(3)
Thus, in order to ease this tradeoff, an equalizing FIR output
stage is used to extend the data rate for a given average current.
While the VCSEL’s varying frequency response with current
limits the performance of a linear equalizer for large signal
modulation, the frequency response variations diminish with
increasing average current due to the square root relationship
and a linear equalizer is effective in canceling intersymbol
interference (ISI).
Fig. 4(a) shows the VCSEL transmitter with a four-tap equal-
izer consisting of one pre-cursor, one main, and two post-cursor
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Fig. 2. Optical transceiver architecture.
Fig. 3. Modeled 10 Gb/s class VCSEL frequency response [22].
taps implemented by summing current sources at the output
node. Five parallel data bits, [4:0], are routed to the taps,
where they are shifted one bit time with respect to the clock
phases to implement the necessary filter delays. At each tap, a
pseudo-differential multiplexer serializes the five parallel input
bits and drives a differential output stage which steers current
between the VCSEL and dummy diode-connected thick-oxide
nMOS devices that are connected to a separate 2.8 V
supply. This higher supply is necessary to support the 1.5 V
VCSEL knee voltage. A static DC current source, , is also
used to bias the VCSEL above the threshold current to insure
adequate bandwidth. This bias current and the leakage current
from the tap driver transistors, , provide sufficient voltage
drop across the VCSEL and dummy load to prevent excessive
voltage stress on the output stage transistors.
As shown in Fig. 4(b), at each tap the five two-transistor mul-
tiplexing segments are switched with pairs of complementary
clock phases spaced a bit time apart in order to form a current
pulse that defines the data bit. Tunable delay predrivers, which
compensate for clock static phase offsets and duty cycle errors,
qualify the clocks with the data and provide buffering to drive
the multiplexing segments. Eight-bit current mirror DACs bias
the output stages to the desired current value. Because of the
smaller current requirements of the pre/post-cursor taps, their
muxes and output stages are set to one-fourth the size of the
main tap to save power.
Fig. 5 shows measured optical eye diagrams at 16 Gb/s from
a 10 Gb/s-class commercial VCSEL with an average current of
6.2 mA and a 3 dB extinction ratio. The four-tap equalization
improves vertical eye opening by 45% while maintaining the
same average operating current, and thus the same level of
VCSEL reliability. While optimizing the equalizer tap values
for maximum vertical eye opening resulted in overall improved
link margin, the symbol-spaced equalization does introduce
slightly more jitter ( 8% UI). It is possible to reduce this jitter
at the expense of vertical eye opening improvement by adjusting
the symbol-spaced tap values to co-optimize for both horizontal
and vertical eye opening. While further improvement is possible
by altering the architecture to include half-symbol-spaced taps
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Fig. 4. VCSEL transmitter. (a) Four-tap equalizer. (b) Tap multiplexer and output stage schematic.
dedicated to canceling edge ISI, this was deemed not worthy of
the additional equalization complexity and power consumption.
The maximum data rate (minimum 80% vertical eye opening)
versus average VCSEL current with and without equalization is
shown in Fig. 6. At 14 Gbps, equalization allows the VCSEL
to run at 35% less average current, which due to the fourth-
order power dependence results in a potential 138% increase
in VCSEL lifetime. The four-tap equalization extends the max-
imum data rate from 14 to 18 Gbps before exceeding driver cur-
rent levels.
IV. OPTICAL RECEIVER
In traditional optical receiver front-ends, a transimpedance
amplifier (TIA) converts the photocurrent into a voltage and
is followed by limiting amplifier stages which provide am-
plification to levels sufficient to drive a high-speed latch for
data recovery. Excellent sensitivity and high bandwidth can
be achieved by TIAs that use a negative feedback amplifier to
reduce the input time constant [11], [13], [27]. Unfortunately,
while process scaling has been beneficial to digital circuitry, it
has adversely affected analog parameters such as output resis-
tance which is critical to amplifier gain. Another issue arises
from the inherent transimpedance limit [28], which requires
the gain–bandwidth of the internal amplifiers used in TIAs
to increase as a quadratic function of the required bandwidth
in order to maintain the same effective transimpedance gain.
While the use of peaking inductors can allow bandwidth exten-
sion for a given power consumption [27], [28], these high-area
passives lead to increased chip costs. These scaling trends have
reduced TIA efficiency, thereby requiring an increasing number
of limiting amplifier stages in the receiver front-end to achieve
a given sensitivity and leading to excessive power and area
consumption.
A receiver front-end architecture that eliminates linear high-
gain elements, and thus is less sensitive to the reduced gain
in modern processes, is the integrating and double-sampling
front-end developed by Emami [17]. The absence of high-gain
amplifiers allows for savings in both power and area and makes
the integrating and double-sampling architecture advantageous
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Fig. 5. 16 Gb/s optical eye diagrams from four-tap VCSEL TX.
Fig. 6. VCSEL transmitter maximum data rate versus average current.
for chip-to-chip optical interconnect systems where retiming is
also performed at the receiver.
The integrating and double-sampling receiver front-end,
shown in Fig. 7, demultiplexes the incoming data stream with
five parallel segments that include a pair of input samplers, a
buffer, and a sense amplifier. Two current sources at the receiver
input node, the photodiode current and a current source that
is feedback biased to the average photodiode current, supply
and deplete charge from the receiver input capacitance, respec-
tively. For data encoded to ensure DC balance, the input voltage
will integrate up or down due to the mismatch in these currents.
A differential voltage, , that represents the polarity of the
received bit is developed by sampling the input voltage at the
beginning and end of a bit period defined by the rising edges
of the synchronized sampling clocks and that
are spaced a bit-period, , apart. This differential voltage is
buffered and applied to the inputs of an offset-corrected sense
amplifier [29] which is used to regenerate the signal to CMOS
levels.
The use of multiple receiver segments clocked with multiple
sampling phases spaced a bit period apart allows for demulti-
plexing of the serial data stream directly at the input node. Input
demultiplexing provides an increase in the achievable data rate
by reducing the receiver clocks frequency and the individual re-
ceiver segments bandwidth by the demultiplexing factor. While
one receiver segment is in sampling mode, the sense amplifiers
in the other receiver segments have time to resolve the data and
pre-charge, allowing for continuous data resolution. As in the
transmitter, a demuliplexing factor of five is used.
While in a previous implementation [17] was applied
directly to the sense amplifier for data regeneration, the reduced
supply voltage that comes with modern CMOS technologies
causes the integrating input to exceed the sense-amp input
range. In order to fix the sense amplifier common-mode input
level and buffer the sensitive sample nodes from kickback
charge, a differential buffer is inserted between the samplers
and the sense-amp. The power penalty of the additional buffer
is quite small (250 per segment), as buffer gain is low to
avoid sense amplifier offset saturation and bandwidth require-
ments are relaxed due to input demultiplexing.
Due to the front-end’s integrating nature, the receiver
sensitivity is a strong function of the bit period, total input
capacitance , and photodiode responsivity, . The receiver
sensitivity can be expressed as
(4)
where is the minimum average optical power that generates
the integrating current per bit sufficient for a given bit error
rate (BER).
The input capacitance consists of
(5)
where is the photodetector capacitance, is the input
interconnect capacitance, is the demultiplexing factor (5), and
is the total hold capacitance for each sampler. Note that while
only half the samplers are active at one time, (5) includes the
factor of which accounts for the equal number of phase
samplers required for the clock recovery system discussed in
Section V.
The required is set by input referring the sum of the
residual sense amplifier offset after correction, , and the
voltage necessary for the sense amplifier to correctly resolve
at a given data rate, . In addition, a minimum signal-to-
noise ratio (SNR) must be maintained in order to achieve a given
BER and the interference associated with the average current
1240 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 5, MAY 2008
Fig. 7. Integrating and double-sampling receiver front-end.
variation, , must be accounted. Combining these terms
results in a total minimum voltage swing per bit of
(6)
where is the total input voltage noise variance which is com-
puted by input referring the receiver segment circuit noise and
the effective clock jitter noise.
Contributing to the input referred circuit noise are the sense
amplifier, buffer, and samplers in the receiver segments. The
sense amplifier is modeled as a sampler with gain and has an
input referred voltage noise variance of
(7)
Here is the internal sense amplifier node capacitance which
is set to approximately 40 fF in order to obtain sufficient offset
correction range. The sense amplifier gain, , is estimated to
be equal to near unity for the 0.9 V common-mode input level
set by the buffer output, resulting in a sense amplifier voltage
noise sigma of 0.45 mV . Buffer input referred voltage noise
variance is equal to
(8)
where and are the input nMOS excess noise coefficient
and transconductance, is the resistor load, and is the
noise bandwidth. A 250 A tail current provides sufficient tran-
sistor transconductance to achieve a buffer voltage noise sigma
of 1.03 mV and a bandwidth of 14 GHz. Sampler voltage
noise variance is equal to
(9)
where the factor of two is due to the receiver segments’ double-
samplers which generate the differential input voltage to the
buffer. Here is approximately 10 fF, with 55% due to the
buffer input capacitance and 45% due to sampler and intercon-
nect capacitance. This results in an input sampler voltage noise
sigma of 0.92 mV .
Clock jitter also has an impact on the receiver sensitivity be-
cause any deviations from the ideal sampling time results in a
reduced double-sampled differential voltage. This timing inac-
curacy is mapped into an effective voltage noise on the inte-
grated input signal with a variance of
(10)
which, using the measured clock jitter, is estimated at
0.65 mV . Combining the input referred circuit noise
and effective clock jitter noise
(11)
results in a total input noise sigma of 1.59 mV .
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Fig. 8. Sense amplifier with capacitive offset correction.
In order for the receiver to achieve adequate sensitivity,
it is essential to minimize the sense amplifier input-referred
offset caused by device and capacitive mismatches. While the
input-referred offset can be compensated by increasing the
total area of the sense amplifier [30], this reduces sensitivity by
increasing input capacitance and also results in higher power
consumption. Thus, in order to minimize the input-referred
offset while still using relatively small devices, a capacitive
trimming offset correction technique is used [31]. As shown
in Fig. 8, digitally adjustable pMOS capacitors attached to
internal nodes and cause the two nodes to discharge at
different rates and modify the effective input voltage, ,
to the positive-feedback stage. Using this technique, an offset
correction range of 70 mV with a residual of 1.15 mV
is achieved. The fixed input common-mode voltage provided
by the segment buffers eliminates variability in the offset cor-
rection magnitude as the input signal integrates over the input
voltage range.
The average current variation is limited to less than 5% with
frequency content corresponding to 8B/10B encoded data. As-
suming that is made negligible with adequate sense am-
plifier regeneration time, a mV is required for a
, which results in an estimated
receiver sensitivity of 9.8 dBm at 10 Gb/s with a total input ca-
pacitance of 440 fF and a photodetector responsivity of 0.5 A/W.
A wide input voltage range is necessary to maintain adequate
receiver dynamic range. Improvements in the dynamic range
relative to the original implementation [17] are enabled through
the use of pMOS input samplers and by the additional buffers
fixing the sense amplifier input voltage independent of the input
and thus eliminating offset correction variability. The maximum
receiver input voltage is limited to approximately 1.1 V due to
incomplete sampler turn-off and excessive leakage corrupting
the sampled value, while the input voltage can drop to 0.6 V
before the segment buffers drop into low-bandwidth regions.
V. CLOCK RECOVERY AND PER-PHASE ADJUSTMENT
A conventional dual-loop CDR [32], with a frequency
synthesis loop and a secondary phase interpolating loop, can
achieve high performance from the flexibility to optimize both
the frequency synthesis loop bandwidth to filter VCO jitter and
the phase loop bandwidth to reduce jitter transfer from the noisy
input signal. However, using a straight dual-loop CDR in an
Fig. 9. Dual-loop CDR with feedback interpolation.
input demultiplexing receiver can be costly in terms of area and
power, as the number of phase muxes and interpolaters equals
the demultiplexing factor. In this receiver implementation, five
phase muxes and interpolators are required.
A more power-efficient CDR architecture is inspired by the
work of Larsson [33], who proposed placing an interpolator in
the feedback divide path of a PLL in order to filter large output
phase jumps that occur with the switching of the interpolator
phase positions. When this concept is extended to the input de-
multiplexing receiver, as shown in Fig. 9 [18], the phase posi-
tion of all the VCO output clocks are simultaneously adjusted
with only one phase-mux/interpolator pair allowing for signif-
icant power and area savings. An additional advantage of this
architecture is that the clock paths from the VCO to the input
data and phase samplers are now minimized, resulting in re-
duced jitter accumulation. Also, the static clock paths allows
for any VCO and clock distribution phase errors to be tuned out
with a low-bandwidth control loop.
One issue with this feedback interpolation architecture is that
now the frequency synthesis and phase tracking loops are cou-
pled and care must be taken in setting the two loop bandwidths
in order to ensure system stability. Whenever the phase recovery
loop state machine updates the interpolator settings, the time
for the update to be seen by the phase detector is dominated
by the PLL frequency synthesis loop settling time. Thus, the
bandwidth of the phase recovery loop must be much less than
the frequency synthesis loop to avoid excessive dithering in the
receiver clocks. Interestingly, this coincides with the filtering
required for VCO noise and input jitter transfer suppression.
The frequency synthesis loop bandwidth is set relatively high at
1/20th the input reference clock frequency to filter phase noise
from the ring oscillator and allow the PLL to track the CDR up-
dates, while the secondary phase loop update rate is set roughly
an order of magnitude lower to suppress input jitter transfer.
While a low phase update rate can reduce the CDR frequency
tracking range, a potential solution to this is to modify the phase
tracking loop to a second-order loop [34] to allow for higher
ppm differences between transmit and receive clocks.
The integrating front-end allows for the efficient implemen-
tation of baud-rate phase detection [35]. In order to minimize
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Fig. 10. Input voltage waveform with baud-rate phase detection [35].
timing offsets, a phase detector consisting of the main data re-
ceiver segments and identical phase receiver segments is imple-
mented (Fig. 2). The baud-rate technique uses the same data de-
tection samples for phase detection, with a digital phase signal
produced by comparing samples separated by two bit
periods, and . As shown in Fig. 10, valid phase in-
formation is extracted for certain four-bit patterns that contain
a middle transition and a maximum of one additional transi-
tion. The main advantage of baud-rate phase detection is that
no quadrature (1/2 UI) phases are required. This saves power
and area by reducing the number of distributed clock phases by
a factor of two when compared to conventional 2 oversam-
pling phase detection. Also, because the same samples are used
for both data and phase detection, this architecture is less sen-
sitive to clock phase errors. The primary disadvantage is that it
reduces the net update rate to 18.75% for random data due to
incomplete phase information with some data patterns.
CDR performance is verified in Fig. 11, which shows receiver
clock waveforms at 3.2 GHz, corresponding to a 16 Gb/s data
rate. When CDR tracking is disabled, the output jitter is only a
function of the frequency synthesis PLL which has 1.74 ps
jitter. When the CDR is activated to lock onto incoming data, the
clock jitter increases only marginally to 1.90 ps , implying
that the CDR provides sufficient filtering of input noise.
Guaranteeing precise clock phase spacing at the critical
points of transmitter multiplexing and receiver demultiplexing
is required to ensure adequate link timing margins. Achieving
this accuracy is nontrivial due to static phase errors that form
in the clock generation and distribution circuitry from both
systematic loading imbalances and random mismatches in the
VCO, distribution buffers, and interconnect. In this design,
clock phase correction is achieved through adjustable delay
buffers with digitally controlled capacitive loads, shown in
Fig. 12. As the tuning switches are activated, longer buffer de-
lays occur due to the increased node capacitance. A mixture of
both nMOS and pMOS switched capacitors is used to provide
uniform rising and falling-edge delay adjustment. An example
of the per-phase clock correction performance is shown with
the measured phase offsets of the five 3.2 GHz receiver clocks
in Fig. 13. The uncorrected clocks have phase errors that exceed
10% of the 16 Gb/s UI. These phase errors are reduced to within
2%UI when the per-phase correction is enabled.
VI. EXPERIMENTAL RESULTS
The optical transceiver was fabricated in a 90 nm standard
CMOS process. Both the 850 nm VCSEL and photodetector
are attached with short wirebonds, as shown in Fig. 14. The
VCSEL output beam is free-space imaged to the receiver board
and focused on a photodiode via a system of lenses.
Proper operation of the low-voltage integrating and
double-sampling receiver is verified by observing the re-
ceiver input integrating node response to a 10 Gb/s 20 bit
repeating data pattern obtained with on-die subsamplers, shown
in Fig. 15. Receiver sensitivity, plotted in Fig. 16, was measured
for both 8B/10B data patterns and also longer runlength data
with a maximum variance of 10 bits in order to further stress
the integrating receiver. Due to the integrating nature of the
front-end, the required optical power increases roughly linearly
from 5 to 14 Gb/s, with a sensitivity of 9.6 dBm at 10 Gb/s
for a BER of 10 . At higher data rates, the required optical
power increases at a greater rate primarily due to increased
ISI from reflections associated with the photodiode wirebond
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Fig. 11. Clock jitter performance. (a) Frequency synthesis PLL. (b) CDR re-
covered clock.
Fig. 12. Adjustable delay clock buffer.
connection. A sensitivity of 5.4 dBm is achieved at the
maximum data rate of 16 Gb/s. When the 4.8 dB power penalty
from the finite transmit extinction ratio is subtracted from the
maximum 3.1 dBm average transmit power, this results in a
margin of 7.9 dB at 10 Gb/s and 3.7 dB at 16 Gb/s to account
for additional link losses and noise sources. It is worth noting
that with a more integrated approach, such as flip-chip bonding
the photodiodes, superior sensitivity numbers could be achieved
due to the minimization of the inductive bondwire parasitics
that degrade the ideally capacitive receiver input impedance.
Using the measured receiver sensitivity, the integrating receiver
Fig. 13. Receiver clock phase correction performance.
Fig. 14. Micrograph of optical transceiver with bonded VCSEL and optical
receiver with bonded photodiode.
can potentially handle runlengths of up to 40 bits at 10 Gb/s
and 24 bits at 16 Gb/s. In 8B/10B data systems, the receiver has
an estimated dynamic range of 8.2 dB at 10 Gb/s and 6.1 dB at
16 Gb/s.
Transceiver power consumption versus data rate is shown
in Fig. 17. The power consumption scales nearly linearly
with the data rate. This is mainly due to the large percentage
of CMOS-style circuitry used in both transmitters and the
in receiver. Also, as data rates are lowered the integrating
receiver sensitivity improves, allowing for reduced transmit
power or VCSEL current. At 16 Gb/s, the power is 129 mW
or 8.1 mW/Gb/s. The transceiver power breakdown in Fig. 18
shows that 45% of the power is consumed in the receiver and
55% in the transmitter.
Table II summarizes the transceiver performance. The
transceiver operates at a data rate of 5 to 16 Gb/s, with a nom-
inal transmit extinction ratio of 3 dB and a maximum average
optical launch power of 3.1 dBm. Total transceiver area is
0.105 mm .
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Fig. 15. Integrating receiver input node response to a 10 Gb/s 20 bit repeating
pattern. Note from the on-die measurement, bits 3 and 13 are somewhat distorted
due to periodic noise on the subsamplers supply that is believed to not be present
on the input waveform.
Fig. 16. Measured integrating receiver sensitivity versus data rate.
Fig. 17. Optical transceiver power versus data rate.
VII. CONCLUSION
This paper presented a power-efficient optical transceiver ar-
chitecture which achieves high data rates and addresses issues
in reliably driving optical VCSELs and low-voltage optical re-
ceiver design. The VCSEL driver eases the tradeoff between
VCSEL bandwidth and reliability by employing simple trans-
mitter equalization techniques in order to extend the effective
Fig. 18. Optical transceiver power breakdown at 16 Gb/s.
TABLE II
TRANSCEIVER PERFORMANCE SUMMARY
device bandwidth at a given average current and corresponding
reliability level. An improved low-voltage integrating receiver
provides adequate sensitivity in a power efficient manner by
avoiding the use of linear high-gain elements whose efficiency
is degraded with the reduction in both voltage headroom and in-
trinsic device gain associated with CMOS scaling. Further im-
provements in power efficiency are realized with a clock re-
covery system which employs baud-rate phase detection and
feedback interpolation. At both the transmitter and receiver, ad-
justable delay clock buffers are applied independently on a per-
phase basis to ensure high-precision phase spacing at the critical
(de)multiplexing points.
Fig. 19 compares the energy efficiency and area performance
of the optical transceiver with state-of-the-art electrical links.
The optical link compares favorably due to the use of only very
simple transmitter equalization. Conversely, the majority of the
electrical links employ both transmitter equalization and either
analog or sophisticated decision feedback equalization at the re-
ceiver. While there has been recent work on reducing link power
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Fig. 19. Optical versus electrical transceiver performance comparisons. (a) En-
ergy efficiency. (b) Circuit area.
[36], [37], these implementations have focused on moderate
data rates over refined channels. In order to meet future system
bandwidth demands, this approach will require extremely dense
I/O architectures over optimized electrical channels that will ul-
timately be limited by the chip bump/pad pitch and crosstalk
constraints.
The relative performance should scale well for the optical
link with improved optical devices. VCSEL technology con-
tinues to evolve, with higher bandwidths [38], reduced threshold
currents [39], and the development of longer wavelength de-
vices [40] allowing for reduced forward voltages and link budget
improvements due to correspondingly less fiber loss and im-
proved photodetector responsivity. In addition, advances made
in photodetectors [41], [42] allow for high responsivity at low
capacitance, resulting in improved optical receiver sensitivity.
In contrast, increased system bandwidth demands even more
equalization and/or modulation complexity from electrical links
in order to signal at higher data rates over the bandlimited elec-
trical channels.
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